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ABSTRACT This paper presents the design and the experimental results of a sub 0.5 V bulk-driven (BD)
current conveyor (CCII) using 0.18 µm TSMC CMOS technology with a total chip area of 0.0134 mm2. All
transistors are biased in the subthreshold region for low-voltage low-power operation and the input transistors
are controlled from their bulk terminals for rail-to-rail input voltage range. The circuit is designed to work
with voltage supply (VDD = 0.3V), which is much lower than the threshold voltage of the MOS transistor
(VTH =0.5V) while consuming 19 nW of power. The measurement results confirm the proper function of
the proposed circuit.
INDEX TERMS Bulk-driven, low-voltage, low-power, sub 0.5-V circuits.
I. INTRODUCTION
Extremely low-voltage (LV) and low-power (LP) CMOS
circuits have found a number of applications in contempo-
rary portable and implantable electronic systems. In the last
decades, various circuit techniques have been developed to
overcome the design constraints associated with LV oper-
ation [1]. One of the techniques which attracted consider-
able attention in recent years depends on the application
of subthreshold-biased bulk-driven (BD) MOS transistors,
which allows designing circuits supplied with sub 0.5 V
supply and rail-to-rail signal swing [2], [3].
The second generation current-conveyor (CCII) is a useful
current-mode building block which has found a number of
applications in low-voltage systems [4]–[11]. In the last years
several low-voltage low-power CCIIs have been presented
in the literature, for instance a CCII based on bulk-driven
folded cascode OTA with± 0.4 V voltage supply and 64 µW
power consumption has been presented in [7], a CCII based
on floating-gate folded cascode OTA with ± 0.5 V voltage
supply and 10 µW power consumption has been presented
in [8], a CCII based on bulk-driven voltage follower with
0.5V voltage supply and 30µWpower consumption has been
presented in [9], a gate-driven CCII using adaptive biasing
technique with ±0.75 V voltage supply and 150 nW power
consumption has been presented in [10], a gate-driven sub-
threshold CCII with 0.4 V voltage supply and 1.8 µWpower
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FIGURE 1. CCII based on two outputs op-amp.
consumption has been presented in [11]. The performance
of the all above mentioned LV LP CCIIs were confirmed by
simulation only.
This paper presents a new solution for a LV/LP BD CCII
that can operate from VDD of 0.3 V, while consuming only
19 nW of power and offering a rail-to-rail signal swing at the
same time. The ultra-low VDD has been achieved thanks to
the use of a BD non-tailed differential amplifier. Moreover,
the structure shows an improved 3-dB bandwidth of a current
gain and can operate without any compensation capacitance,
even for large loading capacitances, while offering precise
voltage and current gain values at the same time.
The rest of the paper is organized as follows. In section II,
the structure of the proposed bulk-driven CCII is described.
Section III presents the experimental results. Finally, the con-
clusions are given in section IV.
II. BULK-DRIVEN CCII
The proposed positive CCII, as shown in Fig. 1, is based on
two outputs op-amp operating in unity-gain feedback config-
uration that ensure VY = VX and IZ = IX .
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FIGURE 2. CMOS schematic of BD-CCII.
The schematic of the proposed CCII is shown in Fig. 2. The
circuit consists of a precise Y-X voltage follower (M1-M3,
M5-M8) and an additional current repetition circuit (M4, M9),
that creates the unity-gain current amplifier and the Z output
of the conveyor. The voltage follower was first proposed and
validated by simulations in [12]. Let us remind briefly its
principle of operation. The circuit can be considered as a
simple two-stage op-amp operating in a unity-gain feedback
configuration.
Transistors M1 and M2 form a simple non-tailed differen-
tial amplifier loaded by the current sinksM6 andM7. The sec-
ond stage of the internal op-amp is created by the transistor
M3 loaded by the current sink M8. The bulk terminals of M2
and M3 are shorted together and connected to the output of
the op-amp. Such a connection closes a negative feedback
loop, thus creating a unity-gain voltage buffer. Note, that
shorting together the bulk terminals of M2 and M3 ensures
that the threshold voltages of the two transistors are changing
in the same way with the input signal. This improves the
accuracy of the voltage gain. Without this connection the
internal op-ampwould have poor CMRR performance, which
would affect the accuracy of the voltage gain of the resulting
voltage follower, causing its value to be greater than unity.
It is worthmentioning that the CCII can be simply extended to
have multiple outputs with both polarities by using the cross-
coupled current mirror technique.
The minimum supply voltage of the CCII can be expressed
as follows:
VDDmin = max(VSG2 + VDSsat7;VSG3,4 + VDS6) (1)
where VDSsat is the saturation voltage of an MOS transistor.
Assuming VSG2,3,4 =VDSsat in a weak inversion region the
minimum VDD can be as low as 2VDSsat (ca. 200 mV).
In practical realizations however, the minimumVDD has to be
slightly increased due to the process/temperature variations
and signal swing. Nevertheless, the minimum VDD is around
1/3 lower as compared to traditional solutions based on long
tail differential pairs.






namely assuming that the pole is located well above the gain
bandwidth product (GBW) of the internal op-amp, the voltage




































where C1, r1 are the output capacitance and resistance of the
first stage of the op-amp, and Cx is the capacitance of the X
terminal.
As it can be concluded from the above equations it is
relatively easy to provide stable operation of the follower even
for large Cx andwithout any compensation capacitance inside
the feedback loop, which is beneficial for silicon area. The
quality factor Q is relatively low for ω1 < ω2, i.e. for small
capacitance Cx, then it increases with increasing Cx (decreas-
ing ω2), achieves its maximum for ω2 = ω1/(1+gm1r1),
which is equal to Qmax =(1+gm1r1)1/2/2 and then again starts
to decrease. Thus, the circuit can operate even for very large
Cx without any compensation capacitance, provided that the
resulting slew-rate (SR) and Qmax will be sufficient for a
given application.
The ease of frequency compensation may be attributed to
the low open-loop voltage gain of the internal op-amp, which
is lowered by the bulk-drain connection of M3.
For ω1 << ω2, the 3-dB frequency of the Y-X follower





Assuming gm1/gmb1 =gm2/gmb2, the dc voltage gain of the





where Aeq is the voltage gain of an equivalent op-amp oper-










gm3 + gmb3 + go3
(10)
where go1 =gds1+gds6 and go3 =gds3+gds8. As it can be
concluded from the above equation, the dc voltage gain of
the Y-X follower is close to the voltage gain of the follower
based on the unloaded two-stage internal op-amp, despite
the drain-bulk connection in M3. Even though the value of
Aeq is subject to transistor mismatch, the voltage gain error
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FIGURE 3. Chip microphotograph of the proposed BD-CCII.
with respect to unity can be maintained much below 1% for
reasonable transistor sizes [12].
The output resistance of the voltage follower (i.e. the resis-







thus, it is equal to the reciprocal value of the transconductance
gm3 multiplied by the voltage gain of the input differential
amplifier. Since the output resistance of the Z terminal is
equal to Rz =1/go4, where go4 =gds4+gds9, then the Rz/Rx










and can exceed 103/. Given that Vz =Vx, the dc current
gain Iz/Ix is equal to the ratio of transconductances gm4/gm3
and is equal to unity as long as transistor mismatch is not
considered.
Another interesting property of the proposed structure of
the BD CCII is that the 3-dB frequency of the current ampli-
fier can be much larger than the GBW product of an internal
op-amp. This may be attributed to the additional feedforward
path from X to Z terminals, through the bulk terminal of M4.
Since the bulks of M3 and M4 are shorted together, the two
transistors form a BD current mirror which can transfer a
current even for frequencies much above the GBW of the
internal op-amp. Hence, the 3-dB frequency of the current
amplifier for the Z terminal shorted to ground for ac signals






where Cx is the total capacitance associated with the X ter-
minal of the CCII.
The input referred thermal noise of the considered CCII
is determined by the input noise of the input differential








where n is the subthreshold slope factor (assumed identical
for p- and n-channel transistor), k is the Boltzmann constant
and T is the temperature.
FIGURE 4. Measured frequency response of the voltage gain VX/VY.
FIGURE 5. The histogram of the (a) voltage and (b) current gains @100Hz
based on Monte Carlo analysis.
III. EXPERIMENTAL RESULTS
The proposed BD-CCII has been implemented in a standard
0.18 µm CMOS process from TSMC (VTH ≈+/−0.5 V).
The chip microphotograph is shown in Fig. 3 with total
chip area of 0.0134 mm2. The circuit was designed for
VDD = 0.3 V, IB = 2.5 nA, nevertheless it can operate also
from larger VDD (up to 0.5 V) and larger biasing currents
(up to around 100 nA), which would result in larger band-
width. The value of the maximum biasing current depends
on the VDD/VTH ratio, therefore, using processes with lower
VTH the biasing current could be significantly increased.
65124 VOLUME 7, 2019
F. Khateb et al.: 0.3V BD CCII
FIGURE 6. The simulated dc current error versus IX .
FIGURE 7. The histogram of the DC current error based on Monte Carlo
analysis.
FIGURE 8. Measured DC characteristic of the BD-CCII.
In this design, the biasing current has been adjusted to obtain
minimum VDD for the given VTH voltages, while taking into
account also the possible process and temperature variations.
The load capacitance was 30 pF. The transistor dimensions
in µm/µm were as follows: M1, M2, M5 = 50/1, M3,
TABLE 1. Worst-case performances of the BD-CCII over process and
temperature corners for VDD =0.3 V, CL =30 pF.
FIGURE 9. Measured sine wave responses VY and VX of the CCII for
rail-to-rail input and 100 Hz frequency.
FIGURE 10. Measured step responses VY and VX of the CCII with 100 Hz
frequency.
M4 = 5 × 50/1, M6, M7 = 100/1, M8, M9 = 5 × 100/1.
The transistor channel lengths were chosen relatively large in
order to decrease their output conductances and consequently
improve the accuracy of the dc voltage and current gains
and the Rz/Rx ratio. The W/L ratios are also relatively large,
to decrease the VGS voltages of transistors for the given
biasing currents, as well as to decrease their flicker noise and
offset.
Once the channel lengths were set, the channel widths
were determined during the simulation phase to meet the
requirement |VGSqi| ≈ VDD/2, where VGSqi is the quies-
cent gate-source voltage of the i-th MOS transistor (i=1-9).
This ensures the largest voltage headroom for possible
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TABLE 2. Experimental results of the BD-CCII and compared to others.
process/temperature variations and signal swing. The bias-
ing currents of the input differential amplifier were set to
ensure sufficiently low Y input referred thermal noise of the
CCII. The proportions of currents ID3/ID1,2 were determined
to ensure sufficient stability margin for the assumed load
capacitance of the X terminal (sufficient value of gmb3). For
the given W/L ratios the parasitic pole associated with the
drain/gate node of M2 was much above the 3-dB frequency
of the Y-X voltage follower, hence, its impact was negligible.
Finally, the results of MC and noise analyses showed that
the assumed transistor channel areas were sufficiently large
to provide acceptable levels of input referred flicker noise,
offsets and the voltage/current gains accuracies.
Selected post-layout simulation and measured results of
the proposed BD-CCII are shown in Figs. 4-10. For the
purpose of measurement a symmetrical supply voltage of
+/−0.15 V was used. Fig. 4 shows the measured magnitude
response of the voltage follower (VX/VY) using the Vector
Network Analyzer Bode 100. The dc voltage gain was -
11 mdB (0.9987 V/V), which corresponds to the accuracy
provided by a 57.7 dB op-amp operating in a unity-gain
feedback configuration. This confirms experimentally, that
a high-precision voltage follower can be realized using rel-
atively low voltage gain of the internal op-amp.
The 3-dB cutoff frequency was 4.1 kHz, while the esti-
mated Q factor (see (7)) was around 1.25. Note, that the
above results were achieved for relatively large Cx (30 pF)
and without any compensation capacitance, that confirms
theoretical predictions.
Fig. 5 shows the histogram of the DC voltage and current
gains of the CCII based on Monte Carlo analysis (200 runs).
The standard deviation was 11.9 mdB and 80.7 mdB for the
voltage and current gain, respectively. Note, that the maxi-
mum error of a voltage gain was 40 mdB (0.46 %), which is
still acceptable in many applications. The maximum error of
a current gain was larger and equal to around 2 %.
Fig. 6 shows the simulated DC current error (IZ − IX )
versus the input current IX . The current error was below
18 pA for IX in range of±20 nA. Fig. 7 shows the histogram
of the DC current error based on Monte Carlo (200 runs).
The standard deviation was 251 pA. Figs. 6 and 7 confirm
acceptable current tracking accuracy.
Fig. 8 shows the measured DC transfer characteristic of the
Y-X voltage follower and the voltage error. The voltage error
was ranging from -8.7 mV to 14.6 mV for VY ranging from
150 mV to -150 mV respectively (i.e. rail-to-rail).
The measured sine-wave response of the follower with the
input sine-wave of 300 mV peak-to-peak value (rail-to-rail)
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and 100-Hz frequency is shown in Fig. 9. The THDwas below
1% for VY < 246 mVpp.
Fig. 10 shows the measured step response of the BD-CCII
when a 250 mV peak-to-peak and 100 Hz square wave was
applied to the Y terminal. The slew rate SR+ was 2V/ms and
SR-was 0.66V/ms. The SRwas limitedmainly by the class A
output stage, therefore it is unsymmetrical. This disadvantage
could be overcome applying a class AB output stage.
Table 1 shows the worst case performances of the BD-CCII
over process and temperature variation. The process cor-
ners for MOS transistor were fast-fast (FF), fast-slow (FS),
slow-fast (SF) and slow-slow (SS); and the temperature
corners were -10 ◦C, 27 ◦C and 70 ◦C. The results
in Table 1 confirm the robustness of the design over process
and temperature corners.
Table 2 summarizes the measured results of the proposed
BD-CCII for VDD = 0.3 V and 0.5 V and compare them
with other LV LP CCIIs. The proposed BD-CCII offers the
lowest voltage supply and power consumption and the high-
est VTH/VDD and Vin−max/VDD ratios. As it was predicted
theoretically, the 3-dB bandwidth of the current gain was
much larger than the 3-dB frequency of the voltage gain.
The input current range was limited by the biasing current
of M3 (M4). The thermal noise was dominant for frequencies
larger than around 5 Hz. The RZ/RX ratio for the considered
CCII was around 1.7E3, which seems to be sufficient for
many applications. Note, that the larger value of VDD (larger
VDD/VTH ratio) allows increasing both, the voltage and the
current gain bandwidth, since larger biasing currents are pos-
sible. Therefore, applying the lowVTH CMOS processes, one
could achieve much higher frequency range using the same
structure. In such a case also the cascode/self cascode con-
nections could be used, thus further improving the accuracy
of the resulting CCII.
Note, that the CCII is suitable to serve in portable or
implementable biomedical applications (e.g. filters, oscilla-
tors, amplifiers) where the frequency range of the biological
signals is from sub-hertz up to 10 kHz and the low-voltage
supply low-power consumption are the main demand.
IV. CONCLUSION
The paper presents the measured results for an ultra-low
voltage low-power CCII based on bulk-driven technique. The
proposed structure is simple and capable to work with 0.3 V
supply while consuming 19 nW of power. The very low
minimum VDD was achieved thanks to the application of
non-tailed differential stage. The circuit offers good accuracy
of the voltage gain with relatively low dc voltage gain of
an internal op-amp, which allows neglecting a compensa-
tion capacitance even for large capacitance Cx. The 3-dB
frequency of the current gain is increased due to the addi-
tional feedforward path, which is an additional advantage
of the proposed structure. The measured results are close to
the simulated ones and confirm the attractive features of the
proposed circuit.
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